Predicting pipelining and caching behaviour of hard real-time programs
نویسنده
چکیده
In this paper, a new system for the instruction level timing analysis of hard real-time programs is presented. The analysis exploits the very simple structure of these programs, resulting in a considerable processing time improvement compared to general-case analysis techniques. The new analysis system covers all speed-up mechanisms used for modern superscalar processors at once: pipelining, data caching and instruction caching. The analysis can handle a unified cache as well as separate caches for data and instructions.
منابع مشابه
Predicting Real-Time Behaviour from Source Code: A State-of-the-Art Survey
Existing techniques for predicting the real-time behaviour of programs from their source code are surveyed. Three popular real-time languages, Ada, occam 21 and Modula-2, are examined for their amenability to timing analysis using these techniques. Current language features which are unsafe for hard real-time programming are identified.
متن کاملMETAMOC: Modular Execution Time Analysis using Model Checking
Safe and tight worst-case execution times (WCETs) are important when scheduling hard real-time systems. This paper presents METAMOC, a path-based, modular method, based on model checking and static analysis, that determines safe and tight WCETs for programs running on platforms featuring caching and pipelining. The method works by constructing a UPPAAL model of the program being analysed and an...
متن کاملIntegrating the Timing Analysis of Pipelining and Instruction Caching
Recently designed machines contain pipelines and caches. While both features provide significant performance advantages, they also pose problems for predicting execution time of code segments in real-time systems. Pipeline hazards may result in multicycle delays. Instruction or data memory references may not be found in cache and these misses typically require several cycles to resolve. Whether...
متن کاملBounding Pipeline and Instruction Cache Performance
Predicting the execution time of code segments in real-time systems is challenging. Most recently designed machines contain pipelines and caches. Pipeline hazards may result in multicycle delays. Instruction or data memory references may not be found in cache and these misses typically require several cycles to resolve. Whether an instruction will stall due to a pipeline hazard or a cache miss ...
متن کاملA Static Timing Analysis Method for Programs on High-Performance Processors
When constructing high-performance real-time systems, safe and tight estimations of the worst case execution time (WCET) of programs run on pipelined processors with caches are needed. To obtain tight estimations both path and timing analyses need to be done. Path analysis is responsible for eliminating infeasible paths in the program and timing analysis is responsible for accurately modeling t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1997